Thread-Per-Core Architecture & Tail Latency Impact